Comparator with overflow logic

# Top level

The top level hardware block that performs the comparison is the **CFPU**. It has three bus interfaces that are described in Table 1:

Table - CFPU bus interfaces

|  |  |  |
| --- | --- | --- |
| Name | Type | Description |
| **csr** | Avalon Slave | * Program internal registers of the **CFPU** through writes * Provide task success and failure information through reads |
| **fprint** | Avalon Slave | * Takes task start and finish strobes and fingerprints from all the secondary cores through writes. No read interface |
| **oflow** | Avalon Master | * Sends directory overflow and underflow interrupts to each physical core |

The **CFPU** consists of 5 submodules shown in Figure 1.

* **comparator**
* **comp\_registers**
* **oflow\_registers**
* **fprint\_registers**
* **csr\_registers**

# 

Figure - Block level diagram of the CFPU

## csr\_registers

This module controls the **csr** bus interface. It also contains all the programmable registers of the **CFPU**, and relays the information to the other submodules via internal signals.

The description of the **csr** bus signals regarding the registers that can be accessed are listed in Table 2.

Table - Registers in csr\_registers

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| Name | Type | Address\* | Databits | Description |
| Core Allocation Table | Write | 0x5000(L)D8 | writedata(7:4) = Task ID  writedata(3:0) = Core ID | This is a 16x2 slot SRAM of 4bits in each space. Indexed by Task ID and Logical ID, and the memory content is the core ID |
| Directory Start Pointer | Write | 0x500004(T)  +  0x00000(L\*4)0 | writedata(9:0)  =  Pointer data | This is a 16 slot SRAM, indexed by Task ID, and the memory content is the directory start pointer for the task. |
| Directory End Pointer | Write | 0x500008(T)  +  0x00000(L\*4)0 | writedata(9:0)  =  Pointer data | This is a 16 slot SRAM, indexed by Task ID, and the memory content is the directory start pointer for the task. |
| Max Count Register | Write | 0x50000CC | writedata(13:10) = Task ID  writedata(9:0)  =  Max Count value | This is a 16 slot SRAM, indexed by Task ID, and the memory content is the maximum fingerprint count for each task. |
| Exception Register | Read/Write | 0x50000C0 | writedata(:) | This register contains the interrupt bit for task completion/failure. The write is to reset the interrupt |
| Success Register | Read | 0x50000C4 | - | 16 bit register. If a task completes successfully, the corresponding bit is set high |
| Fail Register | Read | 0x50000C8 | - | 16 bit register. If a task fails, the corresponding bit is set high |

\* L = Logical core ID (0 or 1)

\* T = Task ID (0 to 15)

This signals between this module and the rest of the modules and their description is listed in Table 3.

Table - Signals from csr\_registers to other submodules

|  |  |
| --- | --- |
| Module | Signal and Description |
| comp\_registers | * *head\_tail\_data* – the start/end pointer data * *head\_tail\_offset* – the task id for which the pointer is being written * *set\_head\_tail* – a write signal for pointer data from **csr\_registers** to **comp\_registers** * *head\_tail\_ack* – an acknowledge of the write signal from **comp\_registers** to **csr\_registers** * *start\_pointer\_ex* – the start pointer corresponding to the task id in *‘fprint\_task\_id’* * *end\_pointer\_ex* – the end pointer corresponding to the task id in *‘fprint\_task\_id’* * *start\_pointer\_comp* – the start pointer corresponding to the task id in *‘comp\_task’* * *end\_pointer\_comp* – the end pointer corresponding to the task id in *‘comp\_task’* |
| fprint\_registers | * *fprint\_task\_id* – the four bit task id which the incoming fingerprint (on the fprint bus) belongs to * *physical\_core\_id­* – The four bit core id of the core that is sending the fingerprint * *logical\_core\_*id – the one bit logical core id from the Core Allocation Table corresponding to the above task id and core id |
| comparator | * *comp\_status\_write* – write signal from **comparator** to indicate task completion or failure * *comp\_status ack* –pulse sent by **csr\_registers** to acknowledge status write * *comp\_task* – the four bit task id that the comparator is writing the status for * *comp\_collision\_dected* – this wire is ‘high’ is a mismatch in fingerprints has been detected |
| oflow\_registers | * *csr\_maxcount\_write* – a write signal from **csr\_registers** that indicates maxcount information is to be written * *csr\_maxcount\_writedata* – the maxcount value and task id for which the maxcount is being written (both fields are sent on this signal) |

## comp\_registers

This submodule is in charge of keeping track of the head and tail pointers of the fingerprint directory for each task. It receives the start and end directory locations from **csr\_registers**, and includes wrap around logic for both the head and tail pointers corresponding to these values.

There is a 16x2 bit ‘fprint\_ready’ register that is indexed by Task ID and Logical ID, and the corresponding bit is asserted when there is a fingerprint ready (detected by condition head pointer leads the tail pointer).

There are three signals to **comparator** to indicate any discrepancy in the pointers:

* *head0\_matches\_head1* : head pointers of both logical cores are in sync
* *tail0\_matches\_head0* : logical core 0 has no fingerprints left.
* *tail1\_matches\_head1* : logical core 1 has no fingerprints left.

The functionality is handled by the FSM shown in Figure 2, and described in Table 4. Tail pointer increments are made independent of the FSM, from a signal sent directly from **comparator**.




Figure - comp\_registers FSM

Table - comp\_registers FSM description

|  |  |
| --- | --- |
| State | Description |
| idle | If **csr\_registers** sends a write pointers signal, go to ‘st\_set\_pointers. Else if **fprint\_registers** sends an increase head pointer signal, go to ‘st\_increment\_hp\_ack’. Else if **comparator** sends a reset fprint ready signal, go to ‘st\_reset\_fprint\_ready’. Else if **comparator** sends a reset task signal, go to ‘st\_reset\_task’. Otherwise stay in ‘idle’ |
| st\_set\_pointers | Set the head/tail pointer as provided by **csr\_registers**, and go to ‘st\_ack\_pointers’ |
| st\_ack\_pointers | Send an acknowledge pulse to **csr\_registers**, and go to ‘idle’ |
| st\_increment\_hp\_ack | Increment the head pointer, send an acknowledge pulse to **fprint\_registers**, and go to ‘idle’ |
| st\_reset\_fprint\_ready | Reset the fprint\_ready register bits corresponding to the **comparator** Task ID, and go to ‘idle’ |
| st\_reset\_task | Reset the fprint\_ready register bits and the head and tail pointers to initial values corresponding to the **comparator** Task ID, and go to ‘idle’ |

## fprint\_registers

This submodule controls the **fprint** bus interface. All writes on the bus are first stored in an internal FIFO to minimize time spent on the bus and to achieve parallelism.

When a fingerprinting task begins or ends on a core, it must notify the **CFPU**. This is done by means of a checkout and checkin register. They are each a 16x2 slot register, with one bit at each entry, and indexed by task id and logical core id. When a task begins on a logical core, the corresponding bit in the checkout register is asserted, and when a task completes on a core, the corresponding bit in the checkin register is asserted

The processing of fingerprints and internal registers are handled by the FSM shown in Figure 3, and described in Table 5.




Figure - fprint\_registers FSM

Table - fprint\_registers FSM description

|  |  |
| --- | --- |
| State | Description |
| idle | If the comparator sends a signal indicating a task has completed, go to ‘st\_task\_verified’. Otherwise if the **fprint** bus FIFO is not empty, go to ‘st\_read\_fifo’. Otherwise stay in ‘idle’ |
| st\_read\_fifo | One clock cycle to get FIFO contents. Go to ‘st\_decode’ |
| st\_decode | If the write is for the checkout or checkin registers, go to ‘st\_reg\_store’, otherwise go to ‘st\_crc\_store\_0’ |
| st\_reg\_store | Set the checkout/checkin register, go to ‘idle’ |
| st\_crc\_store\_0 | One clock cycle delay to wait for the head pointer of the task directory. Also check if the task has been checked out. If yes, go to ‘st\_crc\_store\_1’, otherwise disregard the fingerprint and go to ‘idle’ |
| st\_crc\_store\_1 | Store the fingerprint at the appropriate location in the directory. Since the fingerprints arrive in two halves, if it is the first half then go to ‘idle’, but if it is the second half then go to ‘st\_increment\_head\_pointer’ |
| st\_increment\_head\_pointer | Send a signal to **comp\_registers** to increase the directory head pointer. Wait for an acknowledge signal, and then go to ‘idle’ |
| st\_task\_verified | The comparator has sent a signal that the task is complete. Reset all the checkin and checkout register bits for both cores corresponding to that Task ID, send an acknowledge signal and return to ‘idle’ |

The fingerprints are stored in an internal dual port SRAM directory that is controlled by head pointer and tail pointer signals from **comp\_registers**. New fingerprints are written at the location corresponding to the head pointer, and **fprint\_regsiters** outputs the fingerprints at the tail pointer location for the comparator to compare.

## oflow\_registers

This submodule controls the **oflow** bus interface. It keeps track of the fingerprint count for each logical core, and sends an interrupt to the corresponding core when its fingerprint count has exceeded the maximum count as dictated by the programmed value in **csr\_ragisters**.

The fingerprint count is maintained in an internal 16x2 slot SRAM, with 10 bits at each memory space to store the count value for the Task ID and corresponding Logical ID. The count is increased or decreased using the increase signal for the head and tail pointers respectively. Additional logic is incorporated to ensure that the count is not changed if the head and tail pointer are increased simultaneously for a single logical core.

This submodule contains a 16 bit overflow status register that asserts a corresponding bit when a task has overflowed. An *overflow* occurs when a logical core exceeds its max count. At this point, the appropriate bit in the overflow status register is asserted, and the overflowing core ID is stored in a physical ID table so that this ID is known at a later time when the fingerprint count decreases. An *underflow* occurs when the fingerprint count for both cores of an overflowing task (overflow status reg bit = 1) goes down to 0.

There are two FIFOs (oflow and uflow FIFOs) to track *overflow* and *underflow* events. When an *overflow* occurs, the Task ID and Core ID are written directly to the oflow FIFO. When an *underflow* occurs, the Task ID is written directly to the FIFO, along with the Core ID that was stored in the Physical ID table.

The contents of the oflow and uflow FIFOs are sent onto the **oflow** bus via the FSM shown in Figure 4, and described in Table 6. Priority is given to the contents of the oflow FIFO.




Figure - oflow\_registers output FSM

Table - oflow\_registers output FSM description

|  |  |
| --- | --- |
| State | Description |
| idle | If the oflow FIFO is not empty, go to ‘st\_oflow\_fifio\_read’, else if the uflow FIFO is not empty, go to ‘st\_uflow\_fifio\_read’, else stay in idle |
| st\_oflow\_fifo\_read | One clock cycle to fetch FIFO output, go to ‘st\_oflow\_output’ |
| st\_uflow\_fifo\_read | One clock cycle to fetch FIFO output, go to ‘st\_uflow\_output’ |
| st\_oflow\_output | One cycle to latch the FIFO output on the outgoing writedata line, and go to ‘output\_ready’ |
| st\_uflow\_output | One cycle to latch the FIFO output on the outgoing writedata line, and go to ‘output\_ready’ |
| st\_output\_ready | Wait for the incoming **oflow** bus waitrequest signal to go low, and then go to ‘idle’ |

## comparator

This submodule is responsible for comparing fingerprints and writing the task completion/failure status to **csr\_registers**. It receives an fprint ready signal for all tasks from **comp\_registers** indicating when two fingerprints are ready to be compared. It receives a checkin signal for all tasks from **fprint\_registers** that has the appropriate bit asserted when all cores for the task have checked in.

The FSM that implements this submodule is described in Table 7.

Table - comparator FSM description

|  |  |
| --- | --- |
| State | Description |
| init | If fprints are ready or task has checked in go to ‘set\_task’, otherwise stay in ‘init’ |
| set\_task | Latch the Task ID of the ready/checked-in task, go to ‘load\_pointer’ |
| load\_pointer | One clock cycle to fetch the tail pointer from **comp\_registers**, go to ‘load\_fprint’ |
| load\_fprint | One clock cycle to fetch the fingerprints from **fprint\_registers**, go to ‘check\_task\_status’ |
| check\_task\_status | If fingerprints are ready, go to ‘compare\_fprints’, else if task has checked in then go to ‘task\_complete’ |
| task\_complete | If the head pointers of both cores do not match, go to ‘mismatch\_detected’, otherwise go to ‘reset\_fprint\_ready’ |
| compare\_fprints | If the fingerprints match then go to ‘increment\_tail\_pointer’, otherwise go to ‘mismatch detected’ |
| mismatch\_detected | Assert and latch the comp\_collision\_detected signal (will be reset when the state goes to ‘init’) and go to ‘task\_verified’ |
| task\_verified | Send the task verified signal to **fprint\_registers** and wait for the acknowledge signal. Then, if a mismatch is detected go to ‘st\_reset\_task’, otherwise go to ‘write\_status\_reg’ |
| increment\_tail\_pointer | Send the increment tail pointer pulse to **comp\_registers**, and go to ‘check\_if\_done’ |
| check\_if\_done | If there are fingerprints remaining then go to ‘compare\_fprints’ else go to ‘reset\_fprint\_ready’ |
| reset\_fprint\_ready | Send the reset fprint ready signal to **comp\_registers**, and wait for the acknowledge signal. Then, if the task has checked in or a mismatch is detected go to ‘task\_verified’, else go to ‘init’ |
| st\_reset\_task | Send the reset task signal to **comp\_registers** and wait for the acknowledge signal. Then go to ‘write\_status\_reg’ |
| write\_status\_reg | Assert the write status signals to **csr\_registers**, and wait for the acknowledge signal. Then, go to ‘init’ |

# Changes to be made

* Include TMR support
* Simplify register programming on the **csr** bus (get rid of data in the address field)
* Separate directory space for each logical core on the same task. Right now they are set to the same start and end pointer as specified by the task. Change this so that each logical core can use a different area of its directory
* As a result of separate directory, the pointer matching signals from **comp\_registers** to **comparator** will be invalid. Therefore, change the logic so that remaining fingerprint discrepancies are handled by the fingerprint count from **oflow\_registers**